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ABSTRACT
Bowman, David C., M.S.C.E., Department of Computer Science and Engineering, Wright State
University, 2018. Image Stitching and Matching Tool in the Automated Iterative Reverse Engineer
(AIRE) Integrated Circuit Analysis Suite.
Due to current market forces, leading-edge semiconductor fabrication plants have moved
outside of the US. While this is not a problem at first glance, when it comes to security-
sensitive applications, over-production, device cloning, or design alteration becomes a pos-
sibility. Since these vulnerabilities exist during the fabrication phase, a Reverse Engi-
neering (RE) step must be introduced to help ensure secure device operation. This thesis
proposes several unique methods and a collection of tools to ensure trust assurance in in-
tegrated circuit design by detecting fabrication flaws and possible hardware Trojans using
several image processing techniques; fused into a singular view of the design. This suite of
tools, the Automated Iterative Reverse Engineer (AIRE), addresses these security concerns.
AIRE is comprised of an Image Stitcher, Stitch Assembler, Design Parser, Image Matcher,
and IC Image Fusion Viewer. These tools work in concert to assist the design validation
test engineers in assessing and analyzing the structure and performance of the IC. The first
tool, the Image Stitcher, is the focus of this thesis.
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Introduction
Due to current market forces, leading-edge semiconductor fabrication plants have moved
outside of the US. While this is not a problem at first glance, when it comes to security-
sensitive applications, such as equipment to be used for military purposes, over-production,
cloning, or design alteration becomes a possibility. While moving one of these foundries
back to the US or establishing a new one is infeasible, steps can be taken in validating
devices when they come back from the fabrication plants. Since this is post-production, a
Reverse Engineering (RE) step must be introduced to ensure secure device operation. A
method is proposed here to ensure trust assurance in integrated circuit design by detecting
fabrication flaws and possible hardware Trojans using several different imaging techniques
fused into a singular view of the design. This tool is designed to be used in the post-
production RE step of the design process, where validation tests are performed. Later, the
focus will shift to the first major step in this process, image stitching.
During the validation phase of the IC design cycle, the Device Under Test (DUT) is
exercised by a collection of test vectors which verify the combinational logic. A series
of inputs can also be applied to verify sequential operations. These tests will detect most
behavioral errors and faults in the DUT. If, however, circuitry is inserted into the design
during the fabrication phase, it is unlikely to be detected during these validation tests. The
added circuitry, or hardware Trojan, would likely be designed to have little to no impact on
the functionality of the device but activate and deploy its payload at an opportune moment.
Even during a stress test, detection of the Trojan cannot be guaranteed. This exhausts
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all the testing techniques mentioned, leaving RE. RE is already an accepted step in the
validation phase and has been in wide use for several years now. RE in this case refers to
the teardown of the DUT to physically validate the circuitry on the IC die. If the images
of the DUT do not match the design files originally sent out, it can indicate the presence of
serious fabrication flaws or hardware Trojans.
RE is the most thorough part of validation and is the most time-consuming and costly
step. Traditionally a manual process, the individual layer images are overlaid upon a plot
from the design file and verified by visual inspection. This normally involved a team of
engineers and weeks to months of tedious work, depending on the device’s size. Since
then, various products have been released to automate the image collection process. From
this, software-based validation testers have been produced to help verify circuit behavior
by extracting the polygons from the captured images and running the extracted simulations.
The two waveforms are then compared for equality over time. While being a robust method
for detecting Trojans that target compromising functionality, it would struggle to detect a
Trojan designed for other purposes.
To illustrate the reason as to why extracted layout behavioral validation testing cannot
detect all Trojans, an example Trojan, call it Squealer, is proposed. Squealer’s purpose is
to radiate the contents of a memory block in a sequential fashion, but never change the
contents of the block. If we use an extracted layout behavioral validation tester on the
compromised circuit, the output behaviors will remain the same, thus evading detection.
In contrast to the behavioral validation method, a more direct approach to detect Tro-
jans, such as Squealer, is discussed. This method involves direct physical validation check-
ing between the original design files and the captured post-fabrication images. While no
behavioral impacts are explored, any added (or removed) circuitry would be detected. Fur-
ther detail on this methodology is discussed later in this thesis.
Some commentary must be included here on the strategy of Trojan placement. In
other words, the Trojan could be inserted during the design synthesis. This would indicate
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a compromised design tool. If so, neither of the previously mentioned methods of detection
would succeed, since the output of the synthesis tool would be fed into the simulator as
well as the design file. This aspect of hardware security is outside the scope of the selected
methodology, therefor leaving the topic open for more research later.
To produce better quality images, significant care must be taken at the beginning of
this process to capture good consistent images of the DUT. This first step, sample prepa-
ration, entails gently removing the packaging material of the IC to expose the die. Then
an isotropic etching is done to remove any surface glass down to the top metal layer. Un-
even etching must be avoided, because some parts of the metal layer might be removed and
will result in mismatches with the original design. Then a microscope able to capture the
desired modality is employed to capture image tiles of the DUT.
Most modalities cannot view past the surface of the DUT. Some examples are: thermal
reflectivity, atomic force, and electron microscopy. Therefore, a destructive imaging pro-
cess should be used. Because of this, each layer must be run through each of the required
microscopes before moving on to the next deeper layer of the circuit. Alternatively, several
samples can be run in parallel, each with material removed to successive layers.
Some non-destructive modalities exist, for example: GDS2 design files, x-ray tomog-
raphy, electromagnetic field, and ultrasonic. These differ from surface-oriented modalities
in that they may represent three or four-dimensional data. However, these additional modal-
ities will not be discussed further here; they may be included in later stages of this tool’s
development.
To capture a full image of the DUT, the microscope must scan the sample in a raster
pattern. Preferably, a movable stage with stepper motors is connected to a computer which
synchronizes movement of the stage with capture of the image tiles. The individual images
should have similar optical characteristics, such as contrast, exposure, brightness, and scale.
Each image should also overlap the same general amount with the others it borders to
perform the next step in the process, image stitching.
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Before going into detail on the next steps of the process, an introduction to the pro-
posed project is in order. The project, Automated Iterative Reverse Engineer (AIRE) en-
compasses a full physical IC validation tester, multimodal analysis tool, and customizable
viewer. This thesis zeroes in on the first part of the validation tester, the Image Stitcher.
The Stitcher is combined with the GDS2 design file Parser and the Validator. The Parser
produces a visual output from design data, then scaled to the Stitcher’s output for the Val-
idator. The Validator then checks by localized neighborhoods for major mismatches. The
mismatches are then highlighted for analysis by the Viewer. The data produced from the
Stitcher and Validator are used to establish matching areas between imaging modes in the
Multiple Modality Matcher (MMM). The results of the MMM are then displayed to the
testing engineer in a Virtual Reality (VR) -based user interface.
The Stitcher must take all the images in a set and fuse them together into one cohesive
image. It accomplishes this by taking advantage of three algorithms discussed later, to find
where each successive image should overlap its neighbor. It takes this data and performs a
blending operation on the overlapped area and then smooths out the blend transitions.
1.1 Challenges
Since the overall image quality and matching accuracy depends heavily on input data, the
first challenge associated with this project is in sample preparation. Uneven etchings can
cause false alarms or mismatches, depending on the severity. In that case, half-layers would
only be captured, or parts of the next layer might be included. Undercutting may occur if
too much material is removed beneath a structure to be imaged. If a structure is undercut,
it may move across the surface of the sample, thereby showing in the wrong location.
The next challenges entail the quality of the imaging system: the stability and control
of the moving stage, and the synchronization of the capturing system. Obviously, more
expensive microscopes have greater capability, and might include the ability to automati-
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cally move the stage and stitch the frames together. However, since the Stitcher produces
robust matching data on the features of the captured images as it stitches, the pre-stitched
mosaic might take longer to compute validation. Also, due to size limitations of various
standard image file formats, the captured resolution will be greatly reduced, thus reducing
the amount of detail available at closer zoom levels. If the full mosaic is given to the tool,
however, it will treat it as an image set of size one, thereby skipping the stitch operation.
Image Capturing Systems of this caliber typically offer the option of recording all the image
tiles anyway. This is strongly recommended; in that it enables stronger analysis abilities
later with much greater precision.
If the image tiles cannot be captured with consistency, such as large differences in
contrast or brightness, the tool will use a certain algorithm (detailed later) designed to deal
with this contingency. For the maximal reduction of cost, a manual stage, the amount of
overlap between image tiles will vary greatly. This will take much more time to process,
since a greater portion of each image will have to be correlated. Conversely, the time
taken to correlate images decreases drastically if partially- to fully-automated stage control
is used. This has the effect of greatly reducing the area of possibilities when finding the
optimal stitch point.
The rest of the challenges associated with this project are more internal to the tool.
It must be able to stitch and match image mosaics of different qualities, sizes, and color
ranges. For instance, images from a scanning electron or infrared microscope will be in
grayscale, while images from an optical or thermal microscope will be in color, and the
values of the pixels will refer to different measurements.
The tool takes in a large amount of data and produces more during the capture, match-
ing, and display stages. Even smaller designs have the capability to produce several gi-
gapixel images per modality. As previously discussed, standard image formats impose size
limitations. Standard image viewers struggle greatly in displaying images of significant
size, since they load all the pixels into memory at once. This is where the program will ap-
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pear to hang or crash, due to the memory limitations of the host system. For these reasons,
the tool must be able to load any part of each selected image mosaic at a time on demand,
according to the position of the user’s camera view. Another challenge is correlating and
displaying dissimilar imaging modalities into the same view. These modalities will image
the same structures but might have vastly differing image characteristics.
More challenges present themselves within the stitching phase. After a layer is re-
moved, some remnants of the prior layer may still be left behind and will be a part of the
image. Dust particles and other foreign matter may rest upon the surface before the image
is taken. Remnants of the etching phase might be left on the surface, such as swirl or water
marks. The image stitcher must be able to tolerate these instances.
We put forth three separate algorithms to work in concert, each focusing on different
types of image sets. The work herein is unique in that it uses classical image stitching
concepts and adapts them for use in this problem space. A novel concept in differential
images is given within one of the algorithms that specializes on more challenging image
sets. These are discussed in detail in later sections.
1.2 Overview
The rest of this thesis, like this introduction, is organized into many sections to help the
reader to distinguish separate parts of the process and become acquainted to other important
concepts surrounding the solutions presented within. This introductory section gave a quick
brief over the state of the industry and the niche of reverse engineering as an important step
in secure integrated circuit design and manufacture. It has also discussed the challenges
involved with this problem space as well as issues to be overcome within the stitching
phase of this project.
Previous work is summarized next, detailing what others have done in this and closely
related fields that laid the groundwork for the solving of this problem. It starts with sum-
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marizing fundamental works of image processing, then into derivative works. From the
derivative works, more application specific approaches to problems more relative to this
problem are then summarized.
From previous works follow a short discussion on the integrated circuit design process
and this project’s potential role within a normal design flow. Several challenges associated
with design hazards are presented. Afterwards, more detail is given on the validation testing
phase and the role of reverse engineering. When it comes to hardware reverse engineering
(HRE), challenges are presented that are more closely related to this project’s immediate
problem space.
This transitions into an introduction of some standard tools used by HRE. It is here
where the input image sets are produced, so it is beneficial to understand how they are cre-
ated in order to overcome the challenges put forth previously. Details on image capturing
systems (ICSs) and certain artifacts of the process are then set forth.
Then we circle back to address how the previously summarized works were not de-
signed to handle the challenges set by HRE; and how they could produce inaccurate results.
By leveraging the details of the problem space, parameter reduction is introduced to help
speed the process that would normally take an exorbitant amount of time to compute using
classical methods.
A discussion on how the distinct image characteristics impact stitching follows. Cer-
tain problems may arise within image sets, and algorithms set to work on them will have
better chances of success when idiosyncrasies of different image sets are known. A few
are explored in this section. This naturally leads to discussion on general parameter sets
common to all stitching algorithms. The common parameters give a good starting point to
perform image stitching.
Exhaustive detail is then given over the three proposed algorithms. Each one’s respec-
tive target image sets, advantages, and disadvantages are then given. Afterwards follows
the actual sequence of operations performed by each method, followed by its output. Dis-
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cussion on the distinctiveness of the algorithms and each one’s inspiration behind them is
given. Various test cases, results, and metrics appear last.
The next stage is stitch assembly. Various methods of stitch assembly are explored
along with solving special cases that arise from microscopy images of circuits. Then a
method of blending the transitions between images is given, as well as hard constraints of
certain image file formats. Then a few use cases are given for the project, and how it would
integrate into reverse engineering processes, thereby integrating into the design process.
Finally, conclusions are drawn from the experience gained from the exploration of this
topic and the struggle of attaining unique solutions to the unique challenges put forth by
the problem space. The entire process is then summarized again, and future development
is discussed.
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Previous Work
2.1 Introductory Material
In [1], a thorough discussion of the reverse engineering process is given. The method given
in [1] proposes using the locations of the vias extracted from the image sets to help recon-
struct the circuits. However, less detail is given on the image processing step. [2] discusses
the importance of reverse engineering research on electronic design security, including
hardening sensitive government equipment and protecting trade secrets of corporations.
This article lacks technical details but is a valuable source that spells out the need for this
research.
[3] covers the reverse engineering processes along with a discussion on circuit extrac-
tion. Unique to this article, some methods of gleaning fabrication process information are
discussed. Much like [3], [4] discusses the same aspects of reverse engineering, but goes
into detail over a certain case study, showcasing a few microscopy techniques to attain in-
formation of the original design, when design files are not available. The work does not,
however, cover the image processing steps required to attain good results.
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2.2 Fundamental Works in Image Processing
As with all fields of research, there exist a group of ground-breaking works that help estab-
lish the field. These works are based around the mathematical basis of computer and data
science. In [5], one of the first attempts at finding edges of images is found. The Canny
Edge Detector, as it is now called, can be found at the heart of algorithms searching to find
a fast method of extracting locations in an image. It uses a thresholding approach to finding
contours, which are lines in an image where gradient flows in a perpendicular orientation
and with similar maxima and minima.
All image processing algorithms must handle a large amount of data, some of which
can be deemed as noisy points. Noisy points can skew results of an algorithm, so if they
are present, one must find statistical methods of removing them from the data set. In
[6], a faster approximation methodology is established, known as RANSAC, or RANdom
SAmple Consensus. This method uses an iterative approach to approximation by selecting
random points of interest and taking a poll of fitness. Each point has a “vote,” and the
majority points with a similar fitness value is declared as “correct.” Any points that do not
match this are then disregarded as outliers.
Many algorithms use these two methods to quickly reach a conclusion on which pixels
hold the interesting points of an image, and how these feature points can be related. They
are then utilized to match to other detected points of interest in a new image. The col-
lection of relevant points along with some derived mathematical functions, such as cross-
correlation, together define what is called a descriptor. Many foundational works propose
useful descriptors. SIFT [7] is a large robust descriptor which tracks relative scale and
orientation, so other SIFT descriptors can be compared by function rather than by value.
SURF [8] also tracks scale and orientation but stores less gradient information. However,
as the size of the image increases, a larger Gaussian pyramid is required. [9] uses this
feature detector to find a transformation function. This determines how to map an image
onto another one. For BRIEF [10], a much smaller memory footprint is used. The relation-
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ship between two pixels is compressed into a simple Boolean test, as opposed to floating
point operations, and then stored. [11] utilizes a different key point detector, FAST, and
then measures them with a multi-scale Harris corner technique. BRIEF is used as a stor-
age mechanism which simplifies gradient direction by using point locations. A flag is also
included, signifying which location is of greater intensity. In contrast, DAISY [12] uses
more of a graph theory approach by increasing the size of the descriptor and providing
many connections to other DAISY descriptors. The descriptor can match at a faster rate,
due to more relative information available per point of interest. However, it takes longer to
construct and requires more memory to store the relationship data. [13] compares most of
these methods and thoroughly tests them against each other using a few publicly available
image sets.
2.3 Image Processing in Integrated Circuit Analysis
Unique aspects of processing images of ICs are discussed in [14]. In this article, they
convolve the captured images with the original mask sets to mitigate imaging and sample
preparation errors. However, it is not clear what happens if there is a non-matching region.
Instead, quality control is the stressed aspect of reverse engineering here.
In [15], the trust assurance aspects of integrated circuit design are discussed. However,
trust assurance through functionality matching is proposed. It accomplishes this by utiliz-
ing machine learning to detect devices and then discern the functionality of the design. It
repeats this process for an extracted image set, in this case, 1340nm infrared. The assurance
of trust is established by comparing functionalities between the original and the extracted.
[16] stresses automation of imaging and annotating captured designs but is concerned with
circuit abstraction in the end. Detail is given on the experiment process, using a modi-
fied SIFT algorithm to find features of the CMP delayered sample. Logic recognition is
done through a divide and conquer strategy. [16] goes further by describing another helper
11
tool, “Microchip Navigator,” which is a GUI specially designed to handle exceedingly large
images and reads hidden metadata that can be encoded during feature extraction.
Similarity can be used to judge how well one image matches another. [17] shows how
this can be done to match optical to LiDAR images at different orientations. A comparison
is done comparing several similarity measures. Their results show that some images give
a good percentage of correct matches for certain measures. The downside is that there
appears to be no easy way of separating correct matches out of the incorrect ones.
[18] discusses an approach to increase the probability of two similar images matching
by applying a preprocessing step before attempting to register and match the images. The
results show the enhanced photographs and the stitched outcome. However, the images
used to test this are of the macro-world, as objects are small relative to the image size.
To match images of differing modalities, [19] uses a descriptor that includes orienta-
tion of lines given by gradient within a neighborhood. This article does an excellent job
in comparing other standard approaches, such as SIFT, SURF, BRIEF, and ORB to theirs.
While the use of their descriptor is quite accurate, the method takes a long time to compute-
currently more than six minutes to match two images.
[20] and [21] propose multimodal image matching techniques between aerial SAR
and optical photographs. [20] uses SIFT and gradient magnitude to register the two images.
[21] uses a shape descriptor instead. In both cases, the images are assumed to be in any
orientation when stitching is performed.
[22] describes in detail previous relevant work and expounds on their methods. It
addresses the problem of eliminating the large number of incorrect matches from different
intensity mappings of some modalities, namely infrared, optical, and ultraviolet geospatial
images. SURF is used to find the points of interest. Two filters are proposed to select
the closest matches. One filter checks for distance and the other checks orientation. This
method produces promising results, greatly reducing the number of mismatches to sort
through. However, there is no data given on time complexity or performance measures.
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Again, in the geospatial domain, the general shape of objects is used to fuse multi-
modal images in [23]. A Harris detector is used to find features, and then plotted into a 3D
parameter space. The Fast Fourier Transform is performed to find contiguous borders of
these features, thereby determining shapes to match from.
[24] combines several methods including SIFT for feature extraction, gradient orienta-
tion, and similarity correlation. They use this data to construct a transform function to map
one image onto the other. Input reduction is also discussed in [24], which can really pay
off in the efficiency of an image matching method. While the methodology of the methods
proposed in this work are valuable to this project space, the idiosyncrasies of microscopy
images are not taken into effect.
Since image processing is the most computationally complex part of this problem, [25]
compares the efficiency that can be gained from parallelizing tasks, and by using a GPU
over a CPU for the calculations. [26] demonstrates the use of the open-source OpenCV
API to perform stitching and details the results and how they compare to a commercial
product. Both works expose excellent paths to create fast image processing algorithms and
are leveraged in this project, however custom algorithms are constructed, as opposed to
the pre-written ones of OpenCV. The API also utilizes special CPU instructions and GPU
acceleration, when applicable, to the fundamental matrix operations on an image.
2.4 Conclusion on Selection of Previous Work
The downside of all these articles is that they were tested with images of the macro-world,
at different angles and scenes, which are quite distinctive. Objects in the image are large
and identifiable but exist entirely within one frame. Of the images that exhibit repetition,
aspects of shading and size can be used to distinguish one from another.
In the world of integrated circuit microscopy, most of these conditions do not apply.
Image sets can be quite large; thousands to hundreds of thousands of images are possible.
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Depending on the magnification level, what start as tiny microscopic objects morph into
features spanning several images; especially in the case of long signal and delay lines.
Some areas, such as memory blocks or top metal contacts, will have an extraordinary
amount of repetition, again, spanning several images. Another issue that arises is the effect
of speckle noise in rather empty areas. All images in a set will be oriented the same way,
with a consistent overlap between.
Due to these challenges, the prior methods can only achieve partial success, spending
time computing features and values, of which would be inconsequential in this problem
space. This thesis proposes several methods that generalize the problem space and focus
on aspects that are inconsistent between images within a set.
Other works discussed valid methods of increasing the speed of execution for image
processing algorithms, some of which have also been leveraged in this project.
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Background
3.1 The Integrated Circuit Design Process
The integrated circuit design process contains a sequence of standardized steps that are
commonly followed by companies to reduce the cost of electronic device production. The
first step involves gathering the requirements and specifications that are necessary to satisfy
the customer’s needs. A set of features and functional constraints are also detailed in this
step of the design process.
Next, those features are separated into functional units. Timing constraints, bus proto-
cols, pipeline stages, and more connective circuitry are then planned to keep the full design
within the performance specification.
After the design fulfills the functional requirements, it moves onto verification test-
ing. This testing phase verifies proper functionality and performance through simulation.
Revisions are then done as necessary to bring the simulation up to the requirements.
Fabrication occurs next, where the design is constructed into a physical device. Af-
terwards, the device must undergo validation testing to verify that the constructed device
operates as intended and within the performance specification. Figure 3.1 shows the rela-
tionships between these steps.
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Figure 3.1: Diagram of the Integrated Circuit Design Process.
3.2 Security Vulnerabilities in Fabrication
Fabrication is the step where the device is physically constructed. Very few firms have
access to an in-house foundry, so typically the design must be sent to an external foundry,
usually located in another country. The process is most vulnerable at this stage since the
designer loses control of the device and would never be able to regain full accountability.
An untrustworthy fabrication plant could embed malicious circuitry into the design, or
they could produce extra units to sell to competitors. Because of these possibilities, a
chip designing firm must protect their intellectual property and their customer’s security by
detecting a compromised design before delivery.
These additional malicious circuits, hardware Trojans, may potentially alter design
elements to reduce or eliminate functionality and performance. They may also compromise
data security. They are very difficult to detect, since they are minute in comparison to the
size of the rest of the chip. The intent of the Trojan might be to leak sensitive data to the
attacker for intellectual property theft or defeating security protocols. Since some of these
Trojan payloads do not affect the behavior, physical validation must be applied.
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Hardware Trojans may be inserted during design synthesis. This might occur if the
design tool in use has been tampered with by a bad actor. In this case, the company must
verify the design tools with the original developer and ensure any upgrades and patches are
authentic. This thesis focuses on physical validation of integrated circuits, so will leave this
topic for future research efforts. Once a design has been sent away to an untrusted foundry,
it may be compromised during mask production. The detection and mitigation of this type
of insertion is what is discussed in detail in the remainder of this thesis.
Several validation methods have been established from previous research and put into
practice, such as those mentioned in the previous chapter. Standard validation testing cov-
ers design flaws, logic errors, and behavior models, but leave Trojans that do not alter
these vectors undetected. As mentioned in [6], reverse engineering can assist in detecting
hardware Trojans.
3.3 Mitigation Through Reverse Engineering
Reverse engineering is a process of taking a device, pulling it apart, and inspecting the
elements. The first step to reverse engineer an integrated circuit is to remove the chip’s
packaging material, so the active device may be exposed. The device then undergoes an
iterative process of imaging and etching per each level of wiring, down to the bulk mate-
rial. This is the destructive process of reverse engineering. While several non-destructive
methods exist, they do not offer the same level of detail due to having to capture all layers
of an integrated circuit at once. Therefore, this phase of the project devotes its attention on
the resultant images of destructive reverse engineering.
Any combination of imaging modes may be used to gather different aspects of the
chip’s functionality and structure. These modes involve using different imaging technolo-
gies to capture the desired data, such as: optical, thermal, reflectivity, and electromagnetic,
among others. Each of these modalities captures its data in the form of an image of the
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same subject- the chip. Therefore, they can be combined to provide a singular view of the
design for advanced analysis. Before the images are handed off to the testing team for anal-
ysis, they can be automatically checked against the original design files. Any significant
inconsistencies found between them would then indicate the presence of fabrication flaws
or hardware Trojans. Later on, we will propose three unique methods of image analysis to
accurately compare against the original design.
During the reverse engineering step of validation testing, images of the delayered chip
are collected. The method described in [1] focuses on functionally verifying the circuit by
extracting the circuit elements from the captured images. However, this technique would
not be able to detect Trojans that do not impact design behavior. In [14], the captured im-
ages are compared to the mask sets. This technique would detect any physical differences,
if ran against the original design files. However, masks are seldom returned to the customer.
Since different customers’ designs are often combined to reduce production costs per wafer,
the foundry would not be able to send the mask set. Therefore, this method cannot be used
currently. So, to harden chips against these Trojans, the design firm must possess more
robust methods of detection and mitigation of potential intrusions from hardware Trojans.
Later, solutions are presented to some of these problems and challenges that have not
yet been addressed. Here we utilize destructive reverse engineering to attain a closer view
to the integrated circuit. This extra layer of precision allows the proposed methods to accu-
rately measure against the idealistic design view of the chip. The other works summarized
earlier either do not address the issue of hardware Trojan insertion at fabrication time or
focus on behavioral validation checking through image analysis. This project is designed to
find extra circuit elements and features that may indicate the presence of serious fabrication
flaws or the potential intrusion of a Trojan.
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3.4 Hardware Reverse Engineering Challenges
The first challenge associated with reverse engineering integrated circuits involves the sheer
amount of data produced. With significant magnification, image sets can number into the
thousands or beyond. Also, with camera technology enabling captures of high definition
and larger images, the amount of data to process increases exponentially. All images must
then be stitched, which involves correlating and merging, to enable comparing between the
captured frames and the original design.
As layers are removed to capture successive layers, remnants of the prior layer may
remain. This can occur over large metal areas or near the edges of the chip die. An example
of this is shown in Figure 3.2. This produces artifacts that do not belong to the design layer
but are an integral part of the captured image. If the etchant removes material under the
current surface, the circuit elements may slide over to other portions of the chip. This,
undercutting, would produce non-matching results when compared to the original design.
An example is given in Figure 3.3. If an etching is uneven, portions of the current layer will
be completely removed, exposing another layer, which of course would cause a mismatch
with the design. If the camera focuses at different focal lengths across the exposed area
from the existence of large pieces of extraneous material, the general brightness of the
image will vary between captures. This will also make the other objects in the frame
appear out of focus, making it difficult to determine where the edges of features are. Figure
3.4 shows how large artifacts distort the rest of the image.
If consecutive image tiles do not overlap, it is impossible to determine at this scale
where in relation to each other they should be located. Difficulties arise when many re-
peated identical features span the edges of the adjacent frames, or when long lines span
the area with no distinguishing features. These situations introduce uncertainty such that
multiple locations appear to fit equally well. An example of this is shown in Figure 3.5.
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Figure 3.2: Example of an incomplete etching in a section of a commercially available
chip.
Figure 3.3: Example of etchant undercutting, allowing some polysilicon gates to move.
Image credit: http://siliconpr0n.org/wiki/doku.php?id=delayer:wet
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Figure 3.4: Two images of the same artifact. Left shows proper brightness of chip surface,
Right image shows the greatly reduced brightness caused by the artifact.
Figure 3.5: Two adjacent images to be stitched with multiple viable stitch points available.
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3.5 Image Capturing Systems
The image capturing system is the collection of equipment that is responsible for sending
the set of images to persistent storage. This includes the camera, the stage, and a computer.
All cameras with a lens have a common set of parameters, such as focal length, aberra-
tion, and vignetting. In an ICS, the camera lens is augmented with a magnifying objective.
The magnification will increase the impact of all camera parameters, so the camera must
reduce the field of view away from the edges of the lens. This will eliminate the vignette
effect. High quality lenses will reduce the effect of aberration, as these are caused by
microscopic flaws on the surface of the lens.
Different cameras are sensitive to different spectra, so the operator must select the
right camera for the wanted modality. If a different modality needs to be captured, the
camera must be changed. The spectra-sensitive sensors in the camera, the phototransistors,
are vulnerable to noise. The noise is a byproduct of dynamic electrical micro-disturbances,
which will slightly alter each pixel differently, producing a speckling effect. This can be
seen within the large gray areas in Figure 3.5. When the image is produced, the camera
must collect several frames and output each pixel’s average value.
The objective lens must move to the distance where all areas of interest come into
focus. Since chips designs are mostly flat, this poses no problem. An issue arises if a
relatively large speck of material lies on the plane. This can cause an autofocusing camera
to focus on the top of the speck instead of the rest of the plane, losing important detail and
skewing the value of the pixels of interest darker. However, if it focuses on the field area,
the speck will blur and become a larger white fuzzy blob. Since the details of the chip area
would be well-defined, this would be the preferred situation. An example of this is also
shown in Figure 3.4.
The last parameter of camera operation is the exposure time. This value is largely
dependent on the phototransistors and must be selected with care. If too short of a period
of time is selected, less light will collect on the sensors, making the image appear darker
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and with lower contrast. If exposed for too long, the details of the image will wash out,
making the image appear much brighter with low contrast. The exposure length that offers
more contrast with a relatively large number of gray pixels are optimum. An example of a
stitch between an over- and an under-exposed image is shown in Figure 3.6. An ICS can
determine this by capturing a series of images with different exposure values and grading
against the optimum metric just described. The more the ICS does to mitigate these imaging
issues, the more expensive it becomes. With the high cost of chip design, effort must be
taken to reduce costs where possible, while maintaining design security. This can be done
by using sophisticated image processing techniques after the initial capture.
Figure 3.6: Showing the difference between over- and under-exposed images to be stitched.
The stage is what holds the subject and is responsible for moving the image in steady
increments to provide each adjacent image with a consistent amount of overlap. To accom-
plish this, high-precision stepper motors are employed. The more expensive the stepper
motors are that move the stage, the more precise the amount of overlap will be frame to
frame. This is key to the speed of image stitching. The stitcher must convolve all pixels
within the range of overlap variance to produce accurate stitches, so minimizing this pa-
rameter will hasten the stitch process with high reliability. Connecting the camera and the
stage is the computer system. It is responsible for synchronizing movement of the stage
with the capture of images. It is also responsible for writing the image to persistent storage
for later processing.
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There are many machines on the market that can perform these operations, varying
by cost, quality, zoom factor, and image resolution. If the operator is not accustomed to
the intricacies of the system, inconsistency may result. Due to the amount of variability
between pieces of equipment and operator skill, the stitching algorithm must be robust
enough to handle a myriad of situations and challenges. The amount of time required to
perform a full capture of a chip depends on its size, the number of design layers, desired
magnification, the time it takes to move the stage from one position to the next, and the
time needed to prepare the sample for the next layer. This means that a full capture takes a
long time to accomplish, so the algorithm must be very efficient and accurate to be useful.
3.6 Summary
Special consideration should be taken when assembling images of ICs, which present chal-
lenges not seen in the macro-world. Anomalies, feature repetition, and larger-than-frame
features are just some of the challenges to overcome that most of the previous work sum-
marized earlier do not address. Of the works that do, they focus on circuit extraction and
abstraction, gleaning basic functionality of components of the circuit. This thesis proposes
methods of stitching images that are more adaptable to equipment differences, while pro-
ducing feature points that can be used for matching against original design files.
The other works summarized earlier mostly address processing images of the macro-
world, and do not perform well on integrated circuit microscopy images. Of the works that
do, they rely on consistent images taken with good equipment over clean, well-prepared
samples. The algorithms proposed later take all of these into account, while offering tol-
erance for anomalous areas of the chip, which are not related to the design of the circuits
themselves. While attending to these complications, the algorithms leverage the properties
of ordered microscopic images of similar orientations to reduce the workload for correlat-
ing one image with another.
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Algorithms working on this space must be very accurate. A small error may discon-
nect a line and propagate through other images creating large areas of dissimilarity to the
original design. Due to potentially large image sets, the algorithm must be as efficient as
possible and take advantage of any hardware available on the stitching computer and reduce
the amount of required processing, while maintaining accuracy.
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Image Stitching
The first part of this tool, and the focus of this thesis, is the image stitcher. It takes as
input a set of image tiles of a chip and compares the edges of each one with its neighboring
tiles’ edges. It gives an output of a singular image mosaic representing the entire area, with
little to no discernible transitions between the input’s image tiles. To simplify this stage of
processing, a singular stitch will be discussed first before moving on to the stitch assembly
operation, where the mosaic is determined from all the stitch points found between the
images of the set.
4.1 General Parameters
There are two general parameters to all the algorithms discussed later in this section, both
regarding the overlap. The overlap percentage gives a starting point within the image to
start looking for correlations. The overlap tolerance, given as a percentage of the image
size, determines the size of the search space centering around the overlap percentage point.
Figure 4.1 shows how these parameters determine what areas in each image get blended
together. This parameter accounts for variation introduced by the inaccuracies of stage
movement. Since the overlap tolerance determines the search space size, it has a direct
impact on time spent computing the stitch point. However, if an insufficient tolerance is
given, stitches may be off if the ideal stitch point is outside of the tolerance zone.
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Figure 4.1: Shows general parameters and their impact on stitching. Note that the edges of
the images will be stitched within the pink stitching area only.
Two types of stitching must occur: horizontal and vertical stitching. The tool treats
these as the same operation; it performs stitching in a horizontal fashion. For a vertical
stitch, the tool first performs a matrix transposition operation before and after stitching.
That is, the x- and y-coordinates are swapped in the input images and swapped again in
the returned stitch point. This has the effect of rotating the image 270 degrees and flipping
about the x-axis. Visually, negating the y-coordinates (flipping) makes the image appear
backwards, however the operation is fully reversed after the stitch, giving proper x and y
values, while requiring one less input matrix operation and one less output math operation.
Refer to Figure 4.2 to see how the two operations differ. For the remainder of this section,
no more distinction will be made between horizontal or vertical stitching except when
needed. Instead, both will be referred to by the more generic term of “stitching.”
Three algorithms are discussed later, one of which performs well on image sets with
consistent characteristics, while the other two are designed to perform well on inconsistent
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sets. The characteristics of interest for these algorithms include relative brightness, the
amount of speckle noise, and the sharpness of the images. Depending on the capabilities
of the equipment and the skill of the operator, the output of the image capturing system’s
image quality can be grouped into two broader classifications of the entire image set: con-
sistent and inconsistent. For an image set to be classified as consistent, all images within
the set must share approximately the same values of image characteristics. In an inconsis-
tent image set, each image tile may differ greatly in any combination of brightness, noise
level, or edge definition. The following paragraphs detail each image characteristic.
Figure 4.2: Illustrating how rotating and transposing are different, but each is equally re-
versible.
Speckle noise is created from the pixel image sensors of the camera, where the voltage
level output will differ from its neighbors which shows as a variance in brightness, or
intensity. This is a product of all digital image acquisition equipment and if not handled
during the capture, will translate directly to the output image. This effect is modeled as
white noise and is therefore zero-sum in nature. Figures 3.5 and 3.6 show images with
substantial speckle noise. These tiny points of variation will be mistakenly picked up by
algorithms that detect changes in intensity. These features would then be used to calculate
a correlation where there should be none. The correlations would then skew the results in
the stitch point, making it much less accurate. Normally, methods will attempt to average
this noise out by performing a Gaussian blur operation first. However, this causes each
speckle to grow, until a larger enough Gaussian kernel is selected. Because of this, images
need to be of significant resolution to maintain subject detail while reducing speckle noise
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through blurring. Figure 4.3 shows a de-speckling operation using two different sizes of
Gaussian kernels.
Brightness refers to the amount of light captured per channel in an image. Larger
amounts of light map to overall whiter images. Figure 3.6 shows two images of greatly
disparate brightness levels. This is a result of the exposure time of the camera combined
with the distance from the lens and the surface spectra of the subject. Most systems provide
an automatic setting for exposure. However, an image anomaly can trick the automated
camera calibration process to produce under- or over-saturated images. This is typically
a problem when images are taken at different times from one another, in turn producing
non-conformity between images to be stitched.
Figure 4.3: Using Gaussian Blur to de-speckle an image. From left to right: original, kernel
size 5, kernel size 15. Note the loss of detail when de-speckling.
Sharpness refers to how well defined the edges of objects in an image appear. This
is determined, once again, as camera parameters, such as focal length of the objective lens
and distance from the chip surface, which will vary as it is scanned. A chip surface, while
largely planar, does have small variations in height. There are often anomalies such as
dust particles or pieces of removed material that can make the subject appear to have a
more dynamic surface, though not part of the original design. The hazard here is that with
the higher surface, it will cause an auto-focusing apparatus to focus at either the higher
or lower feature levels, thereby affecting the definition of the anomaly, or the rest of the
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image. The outside of the design area must also be considered. Since some of this area
will be captured along with the rest of the chip, large areas of anomaly around the borders
can present these focusing and brightness issues as well. Brightness problems may surface
if the capturing system attempts to even out the discrepancies. Either the anomaly will
be in focus and the rest of the field will blur and darken, or the field will show mostly in
focus and the anomaly will become a larger blurry bright blob. Refer to Figure 3.4 for an
example. Also, if the anomaly occurs near the edge of the image, showing in the adjacent
image as well, the location of the anomaly will appear to shift slightly and change shape.
If the algorithm picks points of the anomaly to calculate correlation, it may also skew the
results of the stitch.
Other anomalies exist apart from the camera. If an etchant undercuts an object, it may
break off and move to another place on the surface. When a chemical-mechanical polisher
(CMP) runs over the surface of the chip, as it wears down a layer, it may reach the edge of
a large metal area. If we model this piece of metal as a table and imagine a buffing wheel
rapidly spinning across the table, we would naturally see the edges of the table become
quite shiny, while the middle portions would be less shiny. This is also what occurs in the
nanoscale. Therefor portions of the previous layer will most likely still show on top of large
metal areas, thus disguising the actual layout of that area. If the CMP is at too high of an
angle with the surface of the chip, striation may occur. For most of these anomalies, the
quality of the stitch will most likely not be affected and may in fact be leveraged to perform
more accurate stitches. The reason for this is that these artifacts occur on the surface and do
not add any depth, thus they can be treated as stitching feature points. Figure 4.4 illustrates
how these minute features can be used to stitch images when there are no unique design
features present.
All the challenges previously mentioned were gathered through observations of sev-
eral different image sets taken with different equipment. One set was very consistent, while
another with higher magnification was inconsistent with many anomalies and artifacts. Yet
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Figure 4.4: Two examples of stitching by anomaly.
another image set was very uniform in overlap under much lower magnification. Each set
contained images of the same chip design but was captured from different samples. It is
from these observations where the inspiration for each of the algorithms was construed.
All three of the algorithms presented here share some common processes that assess
some of the challenges discussed earlier. These common parameters come with the image
set and is determined by the user at runtime. These include the number of images in the set,
the naming convention used, number of images per row and column, the general amount of
overlap between consecutive images, and a tolerance factor.
An area the size of the overlap plus the tolerance by the image height is henceforth
known as the blending area. Within the blending area, there is an active portion equal to
twice the size of the tolerance by the image height, known as the stitch area. Overall, this
greatly reduces the amount of computing resources (time and memory) required per stitch.
Refer to Figure 4.1 for an illustration on the overlaps and areas.
While there may exist many challenges in attempting to stitch images with anomalies
and inconsistencies, some of them prove to be useful, at least in the stitching stage. Anoma-
lies such as some bright spots, dark spots, and etchant markings can be used as features to
perform an accurate stitch in the event of the lack of unique circuit features in the stitching
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area. The usefulness of these accidental features depends on how much depth it adds to
the subject. Since the object would be viewed from two different angles, an anomaly, such
as a speck of etched material, would appear to warp. Compare Figures 3.4 and 4.4 to see
how the height of the anomaly can affect image quality and anomaly position. This affects
the stitch in that this anomaly alone produces several equally valid, or equally erroneous,
stitch points. Indeed, while adding some uncertainty, it serves to narrow down the list of
candidate points.
To correlate two images of vastly differing brightness levels, a method must be able
to find the similarities amongst the dissimilarities. Since brightness is a problem in this
case, the pixel intensity values cannot be used. The method must then be able to identify
significant change amongst the background and match it with a similar mapping in the
other image. This implies a transformation function operating on the first derivative of the
image. Thus, finding the similarity amongst the dissimilarities. This approach was taken in
the third algorithm, Differential Stitch.
Within each of the algorithms, a Gaussian blur function is used as the first step. This
addresses the problem of speckle noise. A larger Gaussian kernel can be used to also
mitigate slight differences in the focus and size between alike features. It is at this point
forward where the algorithms depart in strategy to attempt to accurately compute the stitch
points.
4.2 Algorithm 1: Threshold Stitch
The first algorithm, the Threshold Stitch, is the simplest, and is designed to run on con-
sistent image sets. First, it uses a small Gaussian kernel to de-speckle. An odd number
of threshold buckets are then used to collect similarly intense pixels to increase the likeli-
hood of an accurate stitch. The lowest bucket collects a relatively small range of near-black
values, while the highest bucket collects a similarly sized range of near-white intensities.
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The middle buckets then divide up the remainder of the gray pixels. Each bucket is then
mapped to a value between 0 and 255, according to its position. So, if three buckets are
used and the black and white ranges are 20, all pixels with values 0-20 are mapped to 0.
Intensities of 235-255 are mapped to 255, while the rest of the pixels map to 127. Figure
4.5 shows the Threshold Stitch operating on both consistent and inconsistent images.
Figure 4.5: The left 4 images are the blending areas from a consistent image set, while the
right 4 images are from an inconsistent set.. The Thresholding is applied in frames 3, 4, 7,
and 8. Notice how different the thresholded images appear in the inconsistent set.
This produces a mostly flat gray image, except where chip features are present, which
will show in the images as very bright or very dark. A range of coordinates within the
stitching areas of both images are iterated over using a bitwise exclusive OR (XOR) oper-
ation. Exact matches show as 0 in the resultant image. Any mismatches will have a value
greater than zero. The stitch coordinate candidate with the least number of mismatches is
then declared as the stitch point. This method was formulated after observing how con-
sistent image sets look and how feature points appear, thus a graphical approach. All the
33
images contained either light or dark features of interest, lying within fields of gray. While
slight variation of intensity value was apparent, this could be safely ignored as noise.
4.3 Algorithm 2: Weighted Template Stitch
The second algorithm, the Weighted Template Stitch, is designed to operate on more in-
consistent image sets. The Gaussian kernel used in this method is larger, with a size of 21
pixels for a standard HD image set (1080p). A smaller portion of the stitching area of the
right image is used as a template to match within a window of the left image’s stitching
area.
The template’s width plus the tolerance must be less than or equal to the width of the
blending area. For the height of the template, a parameter is introduced to provide linearity
to the stitch point in the case of slightly differing orientations of the images. A typical value
of 10 is used in these examples.
Six correlation methods are used to determine the fitness of each stitch point can-
didate. These include: squared difference, normalized squared difference, multiplicative
correlation, normalized cross-correlation, correlation coefficient, and cross-correlation co-
efficient. All values in the result are then normalized per method. In the cases of the first
two methods, where lower values represent better matches, they are subtracted from one
to give similar ranges to the other 4 methods. For each stitch candidate, all methods are
computed, but only the top five results per method are saved for further analysis.
After all candidates have been considered, a weighting system is applied to the corre-
lation values of each. A top result in any method receives a score of one, and each place
after the top gets half of the score of the one prior, giving a multiplier of 0.0625 to the
last place. Among this list of top qualifiers, all the unique points are collected, and any
duplicate coordinates’ scores are added to the unique coordinate’s value. The coordinate
with the highest score per template is then considered for final consideration of the stitch
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line. Figures 4.6 and 4.7 tabulate the list of stitch candidates for the two image sets. The
images used for this tablature are the same as for the Threshold Stitch examples. After the
results are determined for all templates, a line of best fit is then computed. This stitch line
is the result of this algorithm.
Figure 4.6: A selection of Weighted Template Matching Stitch derived statistics from a pair
of images from the inconsistent set.
While testing this stitching method, it was found that the resultant line was always
within couple pixels of straight vertical, so the flexibility of this algorithm might not be
needed in most cases. This algorithm has strengths in using six different measuring tech-
niques and the ability to detect orientation and lens aberration. The weakness lies in the
intense computation of six non-trivial matching methods eight times per stitch. The inspi-
ration for this algorithm came as any one correlation method could not consistently produce
accurate results. However, the correct stitch points could be observed within the top five
results of all six methods. A logical weighting system was then applied to attempt to glean
good stitch points with higher confidence. This algorithm was contrived from a statistical
approach, using several built-in functions of OpenCV.
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Figure 4.7: A selection of Weighted Template Matching Stitch derived statistics from a pair
of images from the consistent set.
4.4 Algorithm 3: Differential Stitch
The last algorithm, the Differential Stitch, is the most complex and the most accurate of
the three in finding stitch points in mostly inconsistent image sets. This method has three
parameters per image to be stitched. They are: Gaussian kernel size, Differential Kernel,
and Differential Threshold. The parameters are determined by way of a function of mean
intensity. This gives an estimation on the general brightness level of each individual image.
The mean intensity is computed from the result of a blur operation with a Gaussian kernel
of size 3. This mean can vary depending on the prevalence of dark and light features and
anomalies but was found to be close enough for the basis of this parameter estimation. The
estimation functions were derived empirically from the image sets. The parameters are
computed for each of the images, which result in similar sizes and shapes of feature areas.
The estimation equations follow in Figure 4.8.
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G = 46− ||0.18 I||; if G is even, G = G+ 1
T = ||0.11 I + 2.28||
K = ||11.62− 0.032 I||
Figure 4.8: Parameter equations used for Differential Stitching algorithm, I=mean pixel
intensity, G=Gaussian kernel size, T=Differential Threshold, K=Differential Kernel size.
The Gaussian blur operation is performed first to help rectify the difference in feature
sizes caused by brightness, while reducing the impact of speckle noise. Then the differ-
ences between all pixels a Differential Kernel apart in both horizontal and vertical direc-
tions is found. These two images, which show the amount of intensity change per direction,
are then ORed together to combine the data, since the ability to distinguish directionality
is not required in the Differential Stitching Algorithm. This results in Differential Images,
which are of the same size as the original minus the size of the Differential Kernel. Each
pixel per Differential Image is then compared to the Differential Threshold. If the Thresh-
old is met, then the value is preserved, otherwise a value of 0 is stored. This serves to
eliminate negligible pixel differences, which also help negate the effect of speckle noise
that the Gaussian blur operation could not remove. After the Differential Images of both
blending areas are determined, they are then compared against one another in the following
two steps.
The first step parses the Differential Images, breaking them up into smaller pieces in
a grid pattern. The size of these grids can change per iteration to alter the granularity of the
search. There is also an option of applying an optimized Y-Offset before performing fitness
tests. The optimization reduces the number of grid rows by one, and repeatedly constructs
the grid while moving up and down. The optimization occurs at the grid points that produce
the least number of grids with differences greater than zero. Regardless of usage of the
optimization, the grid process produces a smaller neighborhood to search for the correct
stitch point candidate, and therefore reduces the amount of computation required. The grid
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is then overlaid onto the Differential Image and the difference between the minimum and
maximum values within each grid is given as the result of that grid point. After this has
been done for both images, they are then compared by sliding them across one another,
finding the absolute difference between the coordinating grid points. A value greater than
zero determines the amount of error at the grid’s location point. These values are summed
to produce the cumulative error for the grid point candidate. This value is then divided by
the total area of the intersection rectangle, thereby giving an error per area metric. The grid
point candidate’s coordinate with the least error per area is then used in the next phase.
In this step, the grid point coordinate is translated to blending area coordinates. A
smaller set of candidate stitch points is tried, lying within one grid-size of the grid point
coordinate. A similar matching operation is performed here, just at the image scale. Again,
the stitch point candidate with the lowest error per area is given as the result.
The major strength of this algorithm is in the independent parameters used per side
of the stitch. This has the effect of rendering brightness differences largely inert. The
inspiration of this stitching algorithm came from the observance of the large discrepancies
between the number of detected feature points per image, especially when two images
were inconsistent with one another. A test was conceived to determine if a mean intensity
value could correlate with the differing parameters. It was found to be so, and, as shown
in Figure 4.8, a set of linear equations was derived to determine the algorithm’s intrinsic
parameters: Gaussian kernel size, Differential Threshold, and Differential Kernel Size.
Figure 4.9 and 4.10 show the intermediate steps in a Differential Stitch operation working
on both inconsistent and consistent image sets.
The absolute difference was conceived by visualizing the images as waveforms. While
the separate waves would show as varying in amplitude, the changing slope of the curves
would look very similar. Since the derivative of a function discards amplitude but pre-
serves slope information, the difference function was selected. The differential kernel was
contrived to increase the sensitivity of slope changes. This increased their size and thus,
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Figure 4.9: Intermediate steps of Differential Stitching algorithm on an inconsistent image
set. Left 2 panes show original blending areas, middle 2 panes show the ADIs, and the
right 2 panes show the gridded ADIs without Y-Offset Optimization. The feature points in
the last 4 panes have been brightened for clarity.
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significance, in the results. In this case, the parameters of the filters for each side of the
stitch must be determined independently before any correlation is performed.
The differential grid point was conceived after thinking about how neural networks
process an image to determine what the subject is. The neural network is able to match
meanings of images by assigning neurons to small locations of interest and then connecting
them. Thus, the neuron structure inspired the grid point. There is a side effect of this, in
that if the grids match incorrectly, there is hardly any chance to compensate in the next
stage of the differential stitch. The performance gains from this method are exponential in
nature, however. It serves to drastically reduce the search space to a much smaller window
of candidate stitch points, rather than convolving the entire stitching area.
The Differential Stitch algorithm is a novel approach to image stitching, though based
on a couple of sound classic methods. Pixel difference and first-order derivative are not new
concepts, however, use of the difference over an area could not be found during literature
search. Couple this with an accelerator method like the grid point stitch, and its uniqueness
is apparent.
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Figure 4.10: Intermediate steps of Differential Stitching algorithm on a consistent image
set. Left 2 panes show the original blending areas, the middle 2 panes show the ADIs, and
the right 2 panes show the gridded ADIs without Y-Offset Optimization.
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Results
The stitch points found with the algorithms, spanning both consistent and inconsistent im-
age sets, are shown in Figures 5.1, 5.2, and 5.3. The Weighted Template Stitch did not
perform well for the two example images, so another image is introduced that shows the
Weighted Template Stitching algorithm performing well when the other two do not. Figures
5.4, 5.5, and 5.6 show these results, starting with the original images.
All three algorithms have been tested against data points established by manual means.
I have done this by creating a simple program to drag one image over another, while the
overlapping areas are blended in real time. Therefore, a metric could be established that
determines how well the algorithm performs versus a human.
Two image sets were taken from two samples of the same design, a commercially
available microprocessor. Only the top layer metals were imaged, however. Set 1 has 7497
images with 63 columns and 119 rows. Each image has a resolution of 1920 by 1080 pixels,
except one, which represents an erroneous capture. This set is an inconsistent set, in that
images vary in mean intensity, brightness, sharpness, and contrast. There is one missing
image represented with a smaller image. Image Set 2 has 304 consistent images with 2048
by 1768 pixels with 16 columns and 19 rows. Figure 5.7 summarizes this information in a
chart.
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Figure 5.1: Threshold Stitch results on inconsistent and consistent image sets, respectively.
First frame of each set shows the stitching performed on the thresholded image, while the
second frame shows the resultant stitch on the original. Note the great inaccuracy in the
inconsistent image stitch, while the frames on the right show a perfect stitching result.
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Figure 5.2: Weighted Template Stitch results on inconsistent and consistent image sets,
respectively. Notice the inaccuracy of the stitch in both cases.
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(a) Inconsistent (b) Consistent
Figure 5.3: Differential Stitch results on the two image set types. The first in a series shows
the stitch applied to the original images, while the next frame shows the stitch applied to
the ADIs. Notice the perfect stitches, regardless of image set type.
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Figure 5.4: Results of running Differential Stitch on a challenging image. First pane shows
originals, then intermediary steps are shown in the middle frames. The last 2 panes show
the resultant stitch point applied to the original and ADI. It comes relatively close to the
ideal stitch point.
Figure 5.5: Results of running Threshold Stitch on the challenge images. The rightmost 2
frames show the resultant stitch point applied to the threshold and original images, respec-
tively. The stitch point found here is less desirable, as a line has been severed.
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Figure 5.6: The Weighted Template Stitch is able to find the perfect stitch point here in
the challenge image. Notice the amount of mismatching areas caused by the difference in
brightness.
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5.1 Performance
The image sets differ in resolution and magnification; Figure 5.7 lists details about these
sets. To measure the performance of the algorithms, all three stitchers were set to work
on both image sets on several different computers with various configurations. Two per-
formance tests were run per image set on each machine: speed and accuracy. To measure
speed, the full set was run and all stitch points calculated. Figure 5.8 shows the results.
Since each algorithm was designed to run in parallel, multithreading was leveraged to max-
imize its speed. Thus, computers with faster cores and more threads of execution available
performed best. The Weighted Template Stitching algorithm was found to be the fastest,
despite the 6 similarity measures per template being calculated. This might be an effect of
using OpenCV’s built-in template-matching function. However, while looking at its accu-
racy, it performed the worst on the consistent image set, while being just above the bottom
for an inconsistent set.
Ironically, the simplest algorithm, the Threshold Stitch, seemed to run the slowest,
but it was at about the same runtime as the Differential Stitch. The Differential Stitching
algorithm is a much more complex method with many more steps. The speed of these two
drifted in opposite directions when run on faster hardware. It would seem the Differential
Stitch is a better candidate for parallel processing. When it comes to the accuracy of these
two, while being relatively close in the consistent image set, is nowhere near each other in
the inconsistent set. The Differential Stitch algorithm shines on both sets, while running
quite well with multiple threads. Figure 5.9 shows the accuracy data, compared to manual
stitching results. To stitch 1055 of the images manually, it took roughly 24 hours, thus
making this job an excellent candidate for automation.
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Figure 5.7: Details on the image sets used on the algorithms. The image size and the set
size contrast each other, but the set size determines the work load for each algorithm. These
image set numbers are used in later figures in this section.
Figure 5.8: Shows which algorithms performed faster on each set, per CPU. Threshold 1
was performed on image set 1 detailed in Figure 5.7. All algorithms were designed to be
parallelized, however the Differential Stitch seems to work best with more threads than the
other algorithms.
Figure 5.9: Details on the accuracy of each algorithm. A Perfect stitch is one that is com-
puted within 1 pixel of the manually found stitch point. A stitch point is still considered
good if it falls within a window of 12x5 pixels. Differential Stitch performs the best by far
out of this group.
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5.2 Analysis
In the realm of integrated circuit reverse engineering, where microscopic images of cir-
cuit designs must be stitched together, a high degree of accuracy is required. Since other
tools that extract circuit data by ascertaining the polygons contained within, the stitching
operation must be performed with utmost accuracy. While speed of execution is a required
trait, if the algorithm is not accurate enough, it becomes less useful. Given this mindset,
the Differential Stitching Algorithm is the one that fulfils the objective, while maintaining
a decent speed- minutes instead of hours. A comparison between the manual stitching and
differential stitching are shown in Figure 5.10.
Figure 5.10: Conspicuous location in consistent image set where 6 images are stitched
together. Top shows a manual stitch, while the bottom shows the results of the Differential
Stitch.
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Future Work
This chapter sums up current and future development in AIRE. Since the Stitch Assembler
tool is next in the suite, some new ideas are put forward as “Future Work.” Some use cases
are then described where AIRE would find its greatest usefulness.
6.1 Stitch Assembly
After all images have been processed and the best stitch points have been found, they need
to be assembled into a fully stitched mosaic. This will occur by assembling all horizon-
tal stitches first. Each row is expected to have a different length, due to the amount of
extraneous area beyond the chip bounds, and the possibility of errors in individual stitch
points. These errors can be rectified against each other with the vertical stitch point data.
Two successive rows are checked against each other to find the final optimal stitch points,
rectifying any errors in the horizontal stitches.
In microscopic images of integrated circuits, there are features that are larger than
the image itself, such as long perpendicular lines, or evenly spaced parallel lines. Instead
of treating these issues as obstacles to overcome, they could be used as assets to rectify
irregularities in the other found stitches. These instances can be visualized as Springs.
The algorithms must flag images where Springs occur. This can be detected by multiple
stitch points with similar fitness metrics, falling within a dotted or solid line. The minimum
and maximum points will determine the possible range of the Spring’s stretch. As entire
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rows and columns are correlated with one another, these Springs will help find the optimal
complete mosaic stitch by reducing the total amount of stretch required by all Springs to
attain straight chip edges.
Apart from Springs are Holes. Holes in this case are missing images due to a missing
or corrupt image file, or images not of the same size as the others. Holes act as full image
sized Springs. The information in that area of the chip will still be missing, but it will have
minimal impact with the rest of the mosaic, coupled with the Spring equalization explained
in the previous paragraph.
At this point, there is enough information to construct the final mosaic. In this step,
the central parts of each image are plotted into their respective positions. Then the blending
areas are plotted into the spaces between. If part of another blending area is already present
in part of the area to be plotted, it must be blended into that region as well. The method
of blending used here is a simple alpha blend, where the parameters of α = 0.5, β = 0.5,
and γ = 0.3. Once the full mosaic is filled out, the blending area transitions need to
be smoothed out. This is done through a feathered averaging blend along the borders of
all blending areas. After this step, the full mosaic appears as a single cohesive image,
potentially of extreme size.
Since the Stitch Assembly step can produce extremely large images, care must be
taken on the selection of image format to write to. Formats impose limits on size, regardless
of compression. The limits vary by format and are largely constrained by the number of
bytes allowed to designate the size parameters: height, width, and total bytes. With the
larger image sizes come larger memory requirements for most image viewing software.
They read the file in, decoding the pixel bits into color data, perform a scaling operation,
and then plot the image into a window on the screen. To get around this, the viewer must
read the image data in batches.
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6.2 Use Cases
The image stitcher detailed earlier fits into the big picture of hardware security in integrated
circuit design, as highlighted in Figure 3.1. It is necessary to be able to validate the actual
images of the fabricated circuit with the original design. The algorithms given in this
thesis enable this to happen. The feature points that are found can be used in later stages,
when matching to other imaging modalities, including design files. This will speed up the
process, since feature points would not need to be found again.
The methods given here attain high accuracy, yet maintain high adaptability, whether
you have consistent or inconsistent image sets. When put together with the design com-
parison tool, this suite can help harden security-sensitive applications during the validation
testing phase of the design process. This allows a firm to ensure the design they sent out
matches what is given back from the integrated circuit foundry. It will detect any hardware
Trojans inserted during fabrication by taking the output of the design tool and verifying it
against the fabricated version.
These stitching algorithms might find use outside of the scope of integrated circuit
reverse engineering. It might perform well in instances where images need to be registered
with one another with highly similar or repetitive structures, such as close-ups of archi-
tectural detail, manufacturing flaw inspection, metropolitan areas, floorplans, and other
man-made structures. They might also be applied to other modalities, such as thermal
conductive maps of part thickness, X-ray images of bones, etc.
Image sets of different modalities of the same subject could be fused together to create
a Virtual Reality (VR) view of the object. If several layers are brought together, the full
three-dimensional object could be viewed in all modalities captured; that would give the
testing engineer a unique perspective on the design and functionality of the device.
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Conclusions
Images are put together into sets from an Image Capturing System of layers of an integrated
circuit. Depending on the type of equipment used, image set consistency, general overlap,
and overlap tolerance, must be selected to reflect the properties of the set. The respective
stitching algorithm iterates through the set finding feature points and matching them. It
then uses this data to blend the disparate images together into a large cohesive image. This
process is repeated per layer and per imaging modality. The results of the stitcher are then
handed off to the image fusion tool.
The algorithms discussed in this thesis help make possible accurate blending of sets
of images, which lets the engineer spend more time on troubleshooting and analysis, rather
than the mundane process of moving images on top of others. Other software packages
exist that attempt to solve this issue, but of the several in use at AFRL, none of them are
designed to work with images from lower cost machines with inconsistent output. They
also operate over the course of many hours, while the stitcher presented herein is able to
find more accurate stitches in a single hour or less.
These algorithms, however, cannot compete against machines that automatically stitch
their own images together, since those utilize hardware to parallelize the image operations
that is done with parallelized software here. Those other machines can also take advantage
of on-board stage positioning data that is not present in the image sets these algorithms are
designed to operate on. However, if the machine has already stitched the images together,
there will be less resolution available due to file format constraints, and image features will
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still have to be found and computed over the entire design, instead of smaller batches. Also
due to the smaller resolution in the pre-stitched image sets, less reliable design matching
would be possible; most of the circuit detail would be lost.
There are circuit extraction software suites in use that include image stitchers, but it
has been found to be less robust, most likely relying on standard stitching techniques not
specifically designed to stitch microscopic images of integrated circuits. What takes this
software many hours to perform, the methods detailed earlier take minutes. Our stitchers
are also more accurate, leaving less leftover images for the engineer to stitch themselves.
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